ADP5022
 
 
Rev. C | Page 18 of 28
Enable/Shutdown
The bucks start operation with soft start when the EN1 or EN2
pin is toggled from logic low to logic high. Pulling the EN1 or
EN2 pin low disables that channel.
Short-Circuit Protection
The bucks include frequency foldback to prevent output current
runaway on a hard short. When the voltage at the feedback pin
falls below half the target output voltage, indicating the possi-
bility of a hard short at the output, the switching frequency is
reduced to half the internal oscillator frequency. The reduction
in the switching frequency allows more time for the inductor to
discharge, preventing a runaway of output current.
Soft Start
The bucks have an internal soft start function that ramps the
output voltage in a controlled manner upon startup, thereby
limiting the inrush current. This prevents possible input voltage
drops when a battery or a high impedance power source is
connected to the input of the converter.
Current Limit
Each buck has protection circuitry to limit the amount of
positive current flowing through the PFET switch and the
amount of negative current flowing through the synchronous
rectifier. The positive current limit on the power switch limits
the amount of current that can flow from the input to the
output. The negative current limit prevents the inductor
current from reversing direction and flowing out of the load.
100% Duty Operation
With a drop in input voltage or with an increase in load current,
the buck may reach a limit where, even with the PFET switch
on 100% of the time, the output voltage drops below the desired
output voltage. At this limit, the buck transitions to a mode
where the PFET switch stays on 100% of the time. When the
input conditions change again and the required duty cycle
falls, the buck immediately restarts PWM regulation without
allowing overshoot on the output voltage. This is particularly
useful in battery-powered applications to achieve the longest
operation time by taking full advantage of the whole battery
voltage range. Maintaining regulation is dependent on the input
voltage, load current, and output voltage. This can be calculated
from the following equation:
V
IN(MIN)
 = V
OUT(MAX)
 + I
LOAD(MAX)
 ?(R
DS(on)MAX
 + R
L
)
where:
V
OUT(MAX) is the nominal output voltage plus the maximum 
tolerance.
ILOAD(MAX) is the maximum load current plus inductor ripple
current.
R
DS(on)MAX
 is the maximum P-channel switch R
DS(on)
.
R
L
 is the DC resistance of the inductor.
 
LDO SECTION
The LDO is a low quiescent current, low dropout linear
regulator and provides up to 150 mA of output current.
Drawing a low 30 糀 quiescent current (typical) at full load
makes the LDO ideal for battery-operated portable equipment.
The LDO operates with an input voltage of 2.3 V to 5.5 V.
It also provides high power supply rejection ratio (PSRR), low
output noise, and excellent line and load transient response
with just a small 1 糉 ceramic input and output capacitor.
Internally, the LDO consists of a reference, an error amplifier,
a feedback voltage divider, and a PMOS pass transistor. Output
current is delivered via the PMOS pass device, which is con-
trolled by the error amplifier. The error amplifier compares
the reference voltage with the feedback voltage from the output
and amplifies the difference. If the feedback voltage is lower
than the reference voltage, the gate of the PMOS device is
pulled lower, allowing more current to flow and increasing
the output voltage. If the feedback voltage is higher than the
reference voltage, the gate of the PMOS device is pulled higher,
reducing the current flowing to the output.
LDO Undervoltage Lockout
The ADP5022 integrates an undervoltage lockout function
on the VIN3 input voltage, which ensures that the LDO
output drive is disabled whenever VIN3 is below a threshold
of approximately 2.0 V. Where the ADP5022 is configured to
supply VIN3 from either VOUT1 or VOUT2, this ensures that
the LDO powers up safely in this cascaded configuration.
相关PDF资料
ADP5041ACPZ-1-R7 IC REG TRPL BCK/LINEAR 20-LFCSP
ADP5042ACPZ-2-R7 IC REG TRPL BCK/LINEAR 20LFCSP
ADT6402SRJZ-RL7 IC TEMP SENS TRIP PT PP SOT-23-6
ADT6501SRJZP085RL7 IC TEMP SENSOR MICROPWR SOT23-5
ADT7302ARTZ-500RL7 IC SENSOR TEMP 13BIT DGT SOT23-6
ADT7310TRZ IC TEMP SENSOR 16BIT SPI 8SOIC
ADT7461AARMZ-R IC TEMP SENSOR DGTL 2CH 8-MSOP
ADT7461ARMZ-2R IC TEMP SENSOR DGTL 2CH 8-MSOP
相关代理商/技术参数
ADP5023 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 3 MHz, 800 mA Buck
ADP5023ACPZ-1-R7 功能描述:IC REG TRPL BCK/LINEAR 24LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压(降压)同步(3),线性(LDO)(2) 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
ADP5023ACPZ-2-R7 功能描述:直流/直流开关调节器 ADJ Outputs, UVLO High RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5
ADP5023ACPZ-R2 功能描述:直流/直流开关调节器 ADJ Outputs UVLO Low RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5
ADP5023ACPZ-R7 功能描述:IC REG TRPL BCK/LINEAR 24LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压(降压)同步(3),线性(LDO)(2) 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
ADP5023CP-EVALZ 功能描述:BOARD EVAL FOR ADP5023 LFCSP RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ADP5024 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 3 MHz, 800 mA Buck Regulators with Two 300 mA LDOs
ADP5024ACPZ-1-R7 功能描述:直流/直流开关调节器 Fixed Outputs UVLO Low RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5